NXP Semiconductors /MIMXRT1021 /IOMUXC /SW_MUX_CTL_PAD_GPIO_EMC_31

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_EMC_31

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_EMC_31 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: SEMC_DM01 of instance: semc

1 (ALT1): Select mux mode: ALT1 mux port: FLEXPWM2_PWMB02 of instance: flexpwm2

2 (ALT2): Select mux mode: ALT2 mux port: LPUART4_RTS_B of instance: lpuart4

3 (ALT3): Select mux mode: ALT3 mux port: SAI3_RX_DATA of instance: sai3

4 (ALT4): Select mux mode: ALT4 mux port: WDOG2_B of instance: wdog2

5 (ALT5): Select mux mode: ALT5 mux port: GPIO2_IO31 of instance: gpio2

6 (ALT6): Select mux mode: ALT6 mux port: GPT2_CLK of instance: gpt2

7 (ALT7): Select mux mode: ALT7 mux port: FLEXPWM1_PWMX03 of instance: flexpwm1

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_EMC_31

Links

() ()